This paper presents an open and flexible digital phase lock loop optimized for laser stabilization systems. It is based on a cheap and easily accessible FPGA-based digital electronics platform (Red Pitaya) running our open-source firmware. A PC-based software interface allows controlling the platform and optimizing the loop parameters remotely. To demonstrate the platform's capabilities, we implemented a fiber-noise canceler over a 400 m fiber link. Noise cancellation was achieved over a 10 kHz bandwidth, a value limited mainly by the delays introduced by the actuator and by the round-trip propagation over the fiber link. We measured a total latency of 565 ns for the platform itself, limiting the theoretically achievable control bandwidth to ≈ 225 kHz.
I. INTRODUCTION
The use of digital electronics for optical systems and servo loops is steadily gaining traction. For example, digital phase meters 1 are used for gravitational waves detection [2] [3] [4] and digital phase locked loops (DPLL) are deployed for frequency comb locking 5, 6 , Doppler cancellation in optical links 7, 8 as well as optical time transfer 9 . This is due to several advantages of digital servos such as software reconfigurability, the possibility of having advanced diagnostic tools and easy replication.
In applications where low latency and large control bandwidth are important, Field Programmable Gate Arrays (FPGAs) appear as platforms of choice thanks to their intrinsically parallel and reconfigurable architecture. The complexities associated with designing and programming a mixed mode electronics board where fast analog signals are digitized, processed and re-generated in real time are however usually not in a typical laser's metrologist tool chest and the price of FPGA-based systems is often prohibitive. These constitute important entry barriers preventing deployment of powerful digital platforms to a wider set of optical applications.
In this paper, we present an open DPLL platform based on the Red Pitaya, a cheap and easily accessible FPGA-based board 10 . Red Pitayas can be purchased for a few hundred dollars each, a fraction of what commercial analog lock boxes cost. The software platform described here consists of a firmware installed on a Red Pitaya board as well as a Python-based PC graphical user interface (GUI) that remotely connects to boards in order to monitor and optimize the servo loop performances.
The software is open-source and can be downloaded using the link in the references 11 .
This work is based on the open-source design presented in 5,12 now ported and adapted to Red Pitaya boards so that custom hardware is no longer required. An optional a) Electronic mail: jgenest@gel.ulaval.ca b) Electronic mail: octosigconsulting@gmail.com internal voltage-controlled oscillator (VCO) has also been added to facilitate the integration with common optical components, for example the acousto-optic modulator (AOM) used to frequency-shift an optical field in a Doppler cancellation link, as presented in section III.
For some applications, FPGA platforms can be highly optimized to perform a single task 7 while in others cases the goal is to offer as many digital instruments as possible 13, 14 . The platform presented here sits in between these two extremes. The goal is to provide laser scientists a straightforward access to a fast and flexible DPLL. With the design complexity tackled on generic off-the-shelf commercial electronics, the replication cost of this system is very low and the DPLL can easily be deployed in a variety of optical applications.
II. FIRMWARE ARCHITECTURE
Red Pitaya boards are designed around a Xilinx Zynq 7010 FPGA and have two analog inputs and two analog outputs. The analog-to-digital and digital-toanalog converters (ADCs and DACs) have a resolution of 14 bits (a 10 bit version is also available and is compatible with the DPLL described here) and are, by default, driven by the same 125 MHz crystal that is clocking the FPGA. Each board can thus provide two DPLL that can be independent or interlinked, as described below. Figure 1 shows the complete representation of the software DPLL architecture. For each channel, the signal is acquired by an ADC. Its in-phase and quadrature (I/Q) components are extracted via multiplication with the sine and the cosine of a reference frequency, chosen by the user. The I/Q signals are low-pass filtered with a selectable bandwidth (7.5 MHz, 31 MHz or 62 MHz). An arctangent operation is then used to extract the phase error and a difference of successive phase measurements (numerical derivative) is used to alleviate dynamic range issues with the numerical representations in the FPGA. The modulo [−π, π] operator handles the wrapping of the phase slope produced by the arctan. The phase increment signal is the input of the loop filter implementing a proportional/integral/double integral/derivative (PII 2 D) controller. The double integrator term ensures a null static error even with the numerical derivative previously made.
The ADC chips used in the Red Pitaya are specified with a time domain signal to noise ratio (SNR t ) of 73 dB (compared to a theoretical 86 dB for 14 bits) but the overall performance of the Red Pitaya system with 14 bits ADCs is a SNR t of 63 dB, corresponding to 10.2 effective number of bits (ENOB). The time domain SNR is equivalent to the spectral SNR in a bandwidth from 0 to fs/2. The spectral SNR is the SNR seen with a bandwidth of BW Hz and is described by SNR = SNR t + 10 log 10 ( fs 2BW ). For instance, when operating at a 125 MS/s sampling rate, this provides a SNR over 72 dB in a 7.5 MHz bandwidth, which is well above the SNR usually obtained in beats involving frequency combs.
The output of the loop filter is encoded in 16 bits. When the VCO is not connected, the 14 most significant bits (MSBs) are directly sent to the 14 bits DAC and mapped to a voltage between −1 and +1 V at the SMA outputs.
When the VCO is connected, the 16 bits are instead used to represent a frequency between 0 and the Nyquist frequency (f s/2). The 16 bits are mapped such that 0 = 0 Hz and 2 16 − 1 = 62.5 MHz, corresponding to a gain of 31.25 MHz/V. Adding an offset at the output via the control software allows adjusting the quiescent frequency. The desired tone is generated using direct digital synthesis (DDS) and this signal is sent to the DAC with a user selected amplitude and DC offset.
The addition of a dither allows for an easy characterization of the system to be controlled. The dither tool generates a square wave with a selectable amplitude and frequency. This signal is added just after the loop filter's output. Lock-in detection of this square wave at the input side allows the determination of the controlled system's gain in Hz/V, including its sign. This provides the operator a constantly updated knowledge of the loop's sign and is necessary for performing loop tuning in relevant units.
Diagnostic information can be sent from the Red Pitaya to the PC-based control software. A real-time graph allows displaying signal's spectrum or time signal from any points indicated by a blue dot in figure 1. The phase and frequency noise power spectral density (PSD) is also continuously updated and total integrated phase noise is computed. A zero dead-time frequency counter with a 1 second gate time allows monitoring and logging the lock's long term performance.
A vector network analyzer (VNA) integrated to the platform makes possible the measurement of the system's transfer function. The measurement of the magnitude and phase are displayed in the PC-based software, allowing for an easy tuning of the controllers, and data can also be exported for further analysis. When the internal VCO is used, its contribution is included in the VNA's transfer function characterization. Thus, the measured frequency response include the contributions of the VCO, external setup and delays associated to the FPGA processing with an input calibrated in Hz and an output calibrated in V.
Software controllable multiplexers allow using the FPGA in three different control scenarios. First, the platform can operate as two independent control loops each using their own ADC, demodulation block, loop filter and DAC. For instance, one channel can be used to lock the carrier offset of a frequency comb and the other to lock one comb tooth to a reference laser, as done by Sinclair et al. 5 . A single Red Pitaya box can therefore fully reference a frequency comb. The only caveat in this mode is that only one VCO is available and thus only one of the channel can use it.
The second control scenario consists in having two parallel loops using only one input. In that case, both channels share the same ADC and demodulation block. After the differential phase extraction, the error signal however proceeds independently in the two distinct loop filters with potentially different transfer functions. This allows controlling two different actuators acting on the same system with different frequency responses. For instance, one might want to close a loop with a fast but short-stroked piezoelectric actuator on one side and, on the other side, a slower actuator with longer stroke 5 .
In the third scenario, it is possible to seed the output of the first channel to the input of the second filter loop. This configuration can be used to maintain the output of the first channel around a certain setpoint by controlling another actuator with the second channel. This method is used to stay in the active range of a fast actuator by relying on a a slow actuator. For example, Sinclair et al. used a slow piezoelectric actuator to stay in the dynamic range of a fast piezoelectric actuator 5 .
The whole system latency is τ = 407 ns (565 ns with the VCO), which limits the noise rejection bandwidth to approximately 1/8τ = 300 kHz (225 kHz with the VCO). This estimation of the maximum bandwidth assumes that a loop is closed around a first order system with pi/4 of phase margin. Of the 407 ns latency, 207 ns comes from the demodulation process and the remaining comes from the loop-filter, ADC and DAC.
The communication between the FPGA and the computer is made via a TCP connection controlled by the Python software. A notable feature of this updated version is the capability to disconnect the PC control software, allowing locks to operate in a standalone mode, and reconnect when supervision, data acquisition or modifications of the parameters are needed.
The firmware, software, installation instructions and user guide are available on GitHub using the link provided in reference 11 . Figure 2 shows the experimental setup used to achieve the stable transfer of a laser frequency to a remote location over a fiber link. In the chosen configuration, part of the laser light reaching the remote site is reflected back to the transmission site. This round-trip light thus experiences, at low frequencies, double the delay and double the phase fluctuations imposed by the link on the transmitted signal, as shown by Wiliams et al. 15 . Compensation for the measured fluctuations is done using an AOM fed by the Red Pitaya's new feature, the VCO, controlled by the DPLL.
At the local site, the beat note between the local oscillator (LO) and the reflected signal is fed to the DPLL. Its phase contains the information about fluctuations in the link's optical length that have to be corrected. As the AOM nominal frequency is 27 MHz, I/Q demodulation is performed with a reference frequency of 54 MHz in order to extract the phase error. The output offset is adjusted to set the quiescent frequency at 27 MHz.
In order to characterize the AOM used in the experiment, we measured its transfer function with a different setup in which a beat between the input and output signals of the AOM was acquired. The resulting curve, displayed in figure 3, represents the transfer function of the combination of AOM and VCO. The AOM's latency, 1.5 µs, was computed from the transfer function based on the approximation that it mainly acts as a delay in the frequency range of interest. Therefore, this delay is larger than the intrinsic FPGA's latency and will always lead to a significantly lower noise rejection bandwidth.
Multiplying the AOM-VCO combination transfer function by the fiber optic delay and the cosine shape of the beat leads to an excellent superposition with the transfer function measured by the VNA for the system shown in figure 2 . The first zero of the cosine at 0.125 MHz depends upon the fiber link differential delay which is 2.0 µs (400 m). With a total effective delay of 4.0 µs (optical fiber 2.0 µs, AOM 1.5 µs and FPGA delay 0.5 µs), the maximum achievable closed-loop bandwidth is 31.25 kHz. When the lock is active, the VNA can still be used to output perturbations in the system and to characterize the closed-loop noise rejection ratio, as seen in figure 4a ). This figure shows the theoretical gain for uncorrelated distributed fiber noise at the remote link output, which is one of the noise our lock aims to cancel. To validate the model used to determine these transfer functions, the experimental and predicted transfer function for the VCO noise at the local site are shown. This experimental curve was easier to obtain since it could be measured without the addition of external components as the VCO was the only actuator. However, one could use a different channel to control an actuator to introduce disturbance at another point in the system.
A visual representation of the obtained PSD is shown in figure 4b ). This figure shows both closed-loop and open-loop PSDs at the remote site. In this figure, it is possible to observe that the system noise rejection bandwidth is around 15 kHz, which fit with the expected maximum bandwidth. The remaining noise at low frequencies in the closed-loop situation is caused by fluctuations in the optical length of out-of-loop fibers. No effort was made to minimize the length of these fibers or to isolate them from environmental perturbations since our intention was solely to demonstrate the capabilities of the DPLL platform. Furthermore, the PSDs presented here are the result of a beat between the laser and the remote signal. Therefore, the displayed interferometric phase noise is necessarily lower than the laser's phase noise. We can thus conclude that, after propagation in the Doppler-canceled link, the phase noise added by outof-loop fibers would be negligible with respect to laser phase noise.
IV. CONCLUSION
In summary, we have demonstrated the use of an open-source DPLL platform by performing an optical frequency transfer over a Doppler-canceled fiber link. The tools available on this platform allow to simplify the 
